INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)	Application Number		10798178	
	Filing Date		2004-03-11	
	First Named Inventor	Chen	g-Ku Chen	
	Art Unit		2812	
	Examiner Name	Cheu	ing Lee	
	Attorney Docket Numb	er	TS03-375 (24061.518)	

U.S.PATENTS Remove										
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue D)ate	of cited Document Relev		Releva	es,Columns,Lines where vant Passages or Relevant res Appear	
	1									
If you wisl	h to ac	ld additional U.S. Pater	nt citatio	n inform	ation pl	ease click the	Add button.	I	Add	
			U.S.P	ATENT	APPLIC	CATION PUBL	LICATIONS		Remove	
Examiner Initial*	Cite No	Publication Number	Kind Code ¹	Publica Date	ition	of cited Document		s,Columns,Lines where ant Passages or Relevant es Appear		
	1									ſ
If you wisl	h to ac	dd additional U.S. Publi	shed Ap	plication	citation	n information p	lease click the Ad	d button	Add	
				FOREIG	SN PAT	ENT DOCUM	ENTS		Remove	
Examiner Initial*	Cite No	Foreign Document Number ³	Country Code ²		Kind Code4	Publication Date	Name of Patented Applicant of cited Document	e or V	Pages,Columns,Line where Relevant Passages or Relevar Figures Appear	Т5
	1									
If you wish to add additional Foreign Patent Document citation information please click the Add button Add										
NON-PATENT LITERATURE DOCUMENTS Remove										
Examiner Initials*	Examiner Initials* Cite No Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.						T 5			

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Not for submission under 37 CFR 1.99)

Application Number		10798178		
Filing Date		2004-03-11		
First Named Inventor Cher		ng-Ku Chen		
Art Unit		2812		
Examiner Name	Cheung Lee			
Attorney Docket Number		TS03-375 (24061.518)		

cı	1	LEE, H.C., et al., "Reduction of Plasma Process-Induced Damage During Gate Poly Etching by Using a SiO2 Hard Mask", 3rd International Symposium on Plasma Process-Induced Damage, June 4-5, 1998, pages 72-75.					
cL	2	NAKAI, S., et al., "A 100 nm CMOS Technology with "Sidewall-Notched" 40 nm Transistors and SiC-Capped Cu/VLK Interconnects for High Performance Microprocessor Applications", Symposium on VLSI Technology Digest of Technical Papers, 2002, pages 66-67.					
CL	3	PIDIN, S., et al., "Experimental and Simulation Study on Sub-50 nm CMOS Design", Symposium on VLSI Technology Digest of Technical Papers, 2001, pages 35-36.					
er	4	TOMITA, K., et al., "Sub-1um2 High Density Embedded SRAM Technologies for 100nm Generation SOC and Beyond", Symposium on VLSI Technology Digest of Technical Papers, 2002, pages 14-15.					
CL	5	TSUCHIYA, RYUTA, et al., "Femto-Second DMOS Technology with High-K Offset Spacer and SiN Gate Dielectric with Oxygen-Enriched Interface", Symposium on VLSI Technology Digest of Technical Papers, 2002, pages 150-151.					
cı	6	WAKABAYASHI, H., et al., "A 0.10-um CMOS Device with a 40-nm Gate Sidewall and Multilevel Interconnects for System LSI", Symposium on VLSI Technology Digest of Technical Papers, 1999, pages 107-108.					
YANAGIYA, N., et al., "65nm CMOS Technology (CMOS5) with High Density Embedded Memories for Broadband Microprocessor Applications", Electron Devices Meeting, IEDM '02 Digest International, 2002, pages 57-60.							
If you wish to add additional non-patent literature document citation information please click the Add button Add							
EXAMINER SIGNATURE							
Examiner Signature							
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a citation if not in conformance and not considered. Include copy of this form with next communication to applicant.							
¹ See Kind Codes of USPTO Patent Documents at <u>www.USPTO.GOV</u> or MPEP 901.04. ² Enter office that issued the document, by the two-letter code (WIPO Standard ST.3). ³ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁴ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁵ Applicant is to place a check mark here it English language translation is attached.							